

EE 206

2-STAGE OTA DESIGN

NAME: ADITYA SINGH

ROLL NO. : 240102115

Technology : 180 nm

Constraints :

$$V_{DD} = 1.8 \text{ V}$$

$$V_{Tn} = 0.37 \text{ V}$$

$$V_{Tp} = 0.39 \text{ V}$$

$$\mu_n C_{ox} = 230 \mu\text{A}/\text{V}^2$$

$$\mu_p C_{ox} = 100 \mu\text{A}/\text{V}^2$$

$$W_{min} = 270 \text{ nm}$$

$$L_{min} = 180 \text{ nm}$$

$$\text{Gate Overdrive voltage} = 200 \text{ mV}$$


*** for initial calculations*

Requirements: DC Gain $\geq 40 \text{ dB}$

$$\text{Closed Loop Gain} = 2$$

Assumptions :

1. Value of reference constant current source = $12 \mu\text{A}$.
2. Current in the second stage to be the same as the first stage.



M_0 : Tail current source for first stage differential amplifier.

M_1, M_2 : Input differential pair

M_3, M_4 : Current Mirror Active Load.

M_5 : Second Stage Amplifier

M_6 : Second stage Current Source

M_7 : Current Mirroring transistor

CALCULATIONS

1. Reference current mirroring transistor M_7 :

$$I_D = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right)_7 (V_{GS} - V_{tn})^2$$

$$I_D = 12 \mu A$$

$$\mu_n C_{ox} = 230 \mu A/V^2$$

$$V_{GS} - V_{tn} = \Delta V = 0.2V$$

$$12 = \frac{1}{2} \times 230 \times \left(\frac{W}{L} \right)_7 \times (0.2)^2$$

$$\Rightarrow \left(\frac{W}{L} \right)_7 = 2.6 \quad \{ L = 1 \mu m, W = 2.6 \mu m \}$$

2. Tail Current Source of Differential Pair M_0 :

$$\text{Given: } I_{ref} = \frac{1}{10} \times I_{D0}$$

$$\Rightarrow I_{D0} = 10 \times 12 = 120 \mu A$$

$$\left(\frac{W}{L} \right)_0 = \frac{2I_{D0}}{\mu_n C_{ox} (V_{GS} - V_{tn})^2} = 26$$

$$\left(\frac{W}{L} \right)_0 = 26 \quad \{ L = 1 \mu m, W = 26 \mu m \}$$

3. Input Differential Pair M_1, M_2 :

Due to symmetry, through half circuit analysis.

$$I_{D1} = I_{D2} = \frac{I_{D0}}{2} = 60 \mu A$$

$$I_{D1} = I_{D2} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right)_1 (V_{GS} - V_{Th})^2$$

$$\Rightarrow \left(\frac{W}{L} \right)_1 = \left(\frac{W}{L} \right)_2 = 13 \quad \{ W = 13 \mu m, L = 1 \mu m \}$$

4. Active Load Current Mirrors M_3, M_4 :

$$I_3 = I_4 = I_1 = I_2 = \frac{I_0}{2} = 60 \mu A \quad ; \quad \mu_p C_{ox} = 100 \mu A/V^2$$

$$I_3 = I_4 = \frac{1}{2} \times 100 \times \left(\frac{W}{L} \right)_3 \times (0.2)^2$$

$$\left(\frac{W}{L} \right)_3 = \left(\frac{W}{L} \right)_4 = 80 \quad \{ L = 1 \mu m, W = 80 \mu m \}$$

5. Second Stage Amplifier

$$I_5 = I_1 = 120 \mu A.$$

$$\Rightarrow I_5 = \frac{1}{2} \mu_p C_{ox} \left(\frac{W}{L} \right)_5 (V_{GS} - V_{Tp})^2$$

$$\Rightarrow \left(\frac{W}{L} \right)_5 = 60 \quad \{ L = 1 \mu m, W = 60 \mu m \}$$

6. Second Stage Current Source

As stated in assumptions, we get $I_6 = I_0$

$$\Rightarrow \left(\frac{W}{L}\right)_6 = \left(\frac{W}{L}\right)_0 = 26 \quad \{ L = 1 \mu\text{m}, W = 26 \mu\text{m} \}$$

For the circuit to function properly, we must ensure that every MOSFET is in saturation

Hence, we have to check for 2 conditions:

$$V_{DS} > V_{GS} - V_{Tn} \quad (V_{SD} > V_{SG} - V_{Tp})$$

$$V_{GS} > V_{Tn} \quad (V_{SG} > V_{Tp})$$

1) M_0 : $V_{DS0} = V_{S1} - V_{SS}$. here, $V_{SS} = 0$.

$$\Rightarrow V_{DS1} = V_{D1} - V_{S1}$$

$$\Rightarrow V_{GS1} - V_{Tn} = V_{G3} - V_{S1} - 0.37 \text{ V} = 0.2 \text{ V}$$

$$\Rightarrow 0.9 - V_{S1} - 0.37 \text{ V} = 0.2 \text{ V}$$

$$\Rightarrow V_{S1} = 0.33 \text{ V}$$

$$V_{GS0} - V_{Tn} = V_{D7} - 0 - 0.37 = 0.2 \text{ V}$$

$$\Rightarrow V_{D7} = 0.57 \text{ V}.$$

$$\left. \begin{array}{l} V_{DS0} = V_{S1} - V_{SS} \Rightarrow V_{S1} > 0.2 \\ V_{GS} - V_{Tn} > 0.37 \end{array} \right\} \therefore \text{saturation ensured}$$

$$2) \underline{M_1}: \quad V_{DS1} = V_{D3} - V_{S1} = V_{D3} - 0.33 \\ \Rightarrow V_{D3} > 0.53$$

$$V_{GS} - V_{Th} = 0.9 - V_{S1} - 0.37 = 0.2$$

satisfied as $V_{S1} = 0.33 \text{ V}$

$$3) \underline{M_2}: \quad \text{Same condition as } M_1, \text{ in saturation} \\ \text{as } V_X = 0.33 \text{ V}$$

$$4) \underline{M_4}: \quad V_{SD4} = 1.8 - V_{D4} \\ V_{SG4} - V_{Tp} = 1.8 - V_{G3} - 0.39 = 0.2 \\ \Rightarrow V_{G3} = 1.21 \text{ V}$$

$$V_{D4} < 1.6 \text{ V} \\ V_{G3} < 1.41 \text{ V}$$

saturation to be
ensured as $V_{G3} = 1.21 \text{ V}$

$$5) M_5: \quad V_{SD5} = 1.8 - V_{out} \\ V_{SG5} - V_{Tp} = 1.8 - V_{D4} - 0.39 = 0.2$$

$$V_{out} < 1.6 \\ V_{D4} < 1.41$$

saturation ensured as $V_{G3} = 1.21 \text{ V}$

$$6) \underline{M_6}: V_{DS6} = V_{out}$$

$$V_{GS} - V_{Th} = V_{G7} - 0.37 = 0.2$$

$$V_{G7} = 0.57$$

$$V_{out} > 0.2$$

$$V_{G7} > 0.37$$

$\therefore$ Saturation conditions satisfied.

7) M_3 and M_7 are always in saturation as they are diode connected.

We make sure $V_{out} \in (0.2V, 1.6V)$

Thus, every MOSFET will be in saturation

for maximum output swing, $V_{out} = 0.9V$


taking load capacitance $C_L = 10pF$.

for desired phase margin ($\approx 60^\circ$), $C_C > 0.22 C_L$


$$\therefore C_C = 5pF.$$

CLOSED LOOP NON-INVERTING AMP.

$$Gain = 2$$



AC signal must ride over $\frac{V_{DD}}{2}$ to ensure maximum swing limits



$$A = 1 + \frac{R_f}{R_o} = 2$$

$$\therefore \text{let } R_f = R_o = 10k\Omega$$

TABLE (from LTSPice)

MOS	W(μm)	L(μm)	g_m (mA/V)	r_o (in $k\Omega$)	$V_{gs} - V_{th}$ (V)	I_D (mA)
M ₀	26	1	1248.5	88.5		112.96
M ₁	13	1	624.5	177.1		56.46
M ₂	13	1	624.3	177.0		56.46
M ₃	30	1	531.3	212.5		56.46
M ₄	30	1	531.5	212.4		56.46
M ₅	60	1	1099.4	99.3		120.88
M ₆	26	1	1291.6	82.7		120.88
M ₇	2.6	1	128.7	833.3		12.00

Computed Gain = 69.5 dB > 40 dB

total linear gain = 2991 V/V


power consumption = 442.5 μW

$$\begin{array}{l} I_{M_0} \text{ calulated} = 120 \mu A \\ \text{actual} = 112 \mu A \end{array} \left. \vphantom{\begin{array}{l} I_{M_0} \text{ calulated} = 120 \mu A \\ \text{actual} = 112 \mu A \end{array}} \right\} \text{ pretty close}$$


$$I_{D_1} = I_{D_2} = I_{D_3} = I_{D_4}$$

$$I_{D_0} \approx I_{D_7} \times 10 = I_{D_6}$$

**FULL CIRCUIT SCHEMATICS IN NEXT
PAGE**



CLOSED LOOP OUTPUT (A=2)



OPEN LOOP AC ANALYSIS

